合并受阻
Welcome To openGauss Community
Hey @m0_73094631 , thanks for your contribution to the community.
Bot Usage Manual
I'm the Bot here serving you. You can find the instructions on how to interact with me at Here . That means you can comment below every pull request or issue to trigger Bot Commands.
Contact Guide
If you have any questions, please contact the SIG: Community ,
and any of the committers: @CarrotGo, @Louisyzh, @caiwy110, @chendong76, @chenxiaobin19, @congzhou2603, @dodders, @feihongtaxueni, @guochuang_liyuxiang, @hwworkholic, @jemappellehc, @lizhen29, @muyulinzhong, @quemingjian, @shenzheng4, @shirley_zhengx, @superlchf, @telebby, @totaj, @wufeng0, @ywzq1161327784, @zengseliang .


CLA Signature Pass
@m0_73094631, thanks for your pull request. All authors of the commits have signed the CLA. 👍


Notice
@m0_73094631 , the pull request must be associated with at least one issue.
If it is already associated with an issue, but the needs-issue label also exists, you can comment on /check-issue to remove this label.


/lgtm
/approve


/lgtm
/approve


/retest-sca


/retest-sca


/retest


/check-pr


Merge Verification Failed
@zengseliang, this pr is not mergeable and the reasons are below:
Missing Labels
- the pull request needs codecheck-success label(s).
Label Usage Tips
- codecheck-success: The static code check job is passed.


/retest-codecheck


添加RISC-V架构支持
实现内容
为openGauss-embedded项目添加RISC-V 64位架构支持,使项目能够在RISC-V平台上成功编译和运行。
根因分析
openGauss-embedded项目原本只支持x86_64和ARM架构(aarch64),代码中包含了大量架构相关的指令和实现,如x86特有的SSE指令集、内存屏障(mfence)、自旋锁(pause指令)等,这些在RISC-V架构上不可用。





实现方案
具体修改文件包括:
关联需求或issue
在RISC-V架构上编译运行openGauss-embedded,测试sql脚本。
开发自验报告
自验结果:在RISC-V 64位平台(riscv64)上成功编译并运行openGauss-embedded,所有功能正常



fastcheck测试用例:可添加RISC-V架构检测的测试用例,验证在该架构上所有组件是否正常工作
资料修改:需要在README.md中添加对RISC-V架构支持的说明,包括支持的版本和编译方法
升级场景:本次修改仅涉及编译时架构支持,不涉及系统表、日志格式或运行态数据格式变更
扩展场景:不影响在线扩容等扩展场景
异常场景考虑:
对其他模块影响:所有修改都有架构条件判断,不影响现有x86_64和aarch64架构的功能
补丁版本回合:不需要回合到补丁版本,仅为新增架构支持
其他说明
这是首次为openGauss-embedded添加RISC-V支持,后续可能需要进一步优化性能和稳定性。建议在各种负载下进行全面测试,特别是原子操作和内存屏障的实现对并发性能可能有影响。